Instruction Sets Should Be Free: The Case For RISC-V

皋陶

Krste Asanović and David A. PattersonEECS Department
University of California, Berkeley

Technical Report No. UCB/EECS-2014-146

August 6, 2014

http://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.pdf

The increasing popularity of systems on a chip, where processors are just a small fraction of the design, calls into question why one of the most important interfaces is proprietary. We argue that:

* There is no good technical reason not to have free, open instruction sets just as we have free, open networking standards and free, open operating systems.

* The most likely first targets for a free, open instruction set are systems on a chip for the Internet of Things, which have low cost and power demands, and for Warehouse Scale Computers, which could benefit from viable alternatives to the 80x86 instruction set

* The best architectural style for a free, open instruction set is RISC.

* Given the time it takes to design an instruction set, it makes more sense to adopt an existing RISC free, open instruction set than to design a new one from scratch.

* Among the existing RISC free, open instruction sets, RISC-V is the best and safest choice.

BibTeX citation:

1. @techreport{Asanović:EECS-2014-146,
   
2.     Author = {Asanović, Krste and Patterson, David A.},
   
3.     Title = {Instruction Sets Should Be Free: The Case For RISC-V},
   
4.     Institution = {EECS Department, University of California, Berkeley},
   
5.     Year = {2014},
   
6.     Month = {Aug},
   
7.     URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.html},
   
8.     Number = {UCB/EECS-2014-146},
   
9.     Abstract = {The increasing popularity of systems on a chip, where processors are just a small fraction of the design, calls into question why one of the most important interfaces is proprietary. We argue that:
   
10. <p>
    
11. * There is no good technical reason not to have free, open instruction sets just as we have free, open networking standards and free, open operating systems.
    
12. <p>
    
13. * The most likely first targets for a free, open instruction set are systems on a chip for the Internet of Things, which have low cost and power demands,  and for Warehouse Scale Computers, which could benefit from viable alternatives to the 80x86 instruction set
    
14. <p>
    
15. * The best architectural style for a free, open instruction set is RISC.
    
16. <p>
    
17. * Given the time it takes to design an instruction set, it makes more sense to adopt an existing RISC free, open instruction set than to design a new one from scratch.
    
18. <p>
    
19. * Among the existing RISC free, open instruction sets, RISC-V is the best and safest choice.}
    
20. }

复制代码

EndNote citation:

1. %0 Report
   
2. %A Asanović, Krste
   
3. %A Patterson, David A.
   
4. %T Instruction Sets Should Be Free: The Case For RISC-V
   
5. %I EECS Department, University of California, Berkeley
   
6. %D 2014
   
7. %8 August 6
   
8. %@ UCB/EECS-2014-146
   
9. %U http://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.html
   
10. %F Asanović:EECS-2014-146

复制代码

转载于：https://www2.eecs.berkeley.edu/P ... /EECS-2014-146.html



官方文档有时加载过慢，放出百度网盘链接，有需要的朋友可自行下载：
链接：https://pan.baidu.com/s/1TL2HXNIBaRx1AulWck3cug
提取码：0ybh

完